

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/603,931	06/26/2003	Sang-Min Jang	041993-5218 3408		
9629	7590 12/01/2004	EXAMINER			
	LEWIS & BOCKIUS L SYLVANIA AVENUE N	WANG, GEORGE Y			
	ON, DC 20004	ART UNIT	PAPER NUMBER		
			2871		
		DATE MAILED: 12/01/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)				
		10/603,9	31	JANG ET AL.				
	Office Action Summary	Examine	•	Art Unit				
		George Y	-	2871				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filled after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filled, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠ Responsive to communication(s) filed on <u>17 September 2004</u> .								
	This action is FINAL . 2b)⊠ This action is non-final.							
Disposition of Claims								
5)□ 6)⊠ 7)⊠	 4) Claim(s) 1-50 is/are pending in the application. 4a) Of the above claim(s) 20-31 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-19 and 32-50 is/are rejected. 7) Claim(s) 7-10,16-19,38-41 and 47-50 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 							
Application	on Papers							
9) ☐ The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on 26 June 2003 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	nder 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
= 1.1 ms analyses assumed assumed assumed a list of the doctation dopied flot received.								
Associate to								
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)								
2)	of Draftsperson's Patent Drawing Review (PTO-94 ation Disclosure Statement(s) (PTO-1449 or PTO/5 No(s)/Mail Date		Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	ite)-152)			

DETAILED ACTION

Election/Restrictions

1. Applicant's election of group 1, claims 1-19 and 32-50 in the reply filed on September 17, 2004 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Claim Objections

2. Claims 7-10 and 38-41 are objected to because is unclear which "first" protrusion/ depression layer the claim is referring to since there appear to be more than one "first set" of protrusions/depressions, one on the gate line (claim 1) and one on the substrate (claim 7). Appropriate correction is required.

Note: For the purposes of examination, Examiner presumes the reference is to the first protrusion/depression layer on the gate line.

3. Claims 16-19 and 47-50 are objected to because is unclear which "second" protrusion/ depression layer the claim is referring to since there appear to be more than one "second set" of protrusions/depressions, one on the semiconductor layer (claim 13) and one on the substrate (claim 16). Appropriate correction is required.

Note: For the purposes of examination, Examiner presumes the references is to the second protrusion/depression layer on the semiconductor layer.

Application/Control Number: 10/603,931 Page 3

Art Unit: 2871

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 5. Claims 1-19 and 32-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al. (U.S. Patent No. 5,517,342, hereinafter "Kim") in view of Sato (U.S. Patent No. 6,770,908).
- 6. As to claims 1 and 32, Kim discloses a liquid crystal display (LCD) device and method (fig. 1) comprising a plurality of data lines (fig. 1, ref. 5a) along a first direction and a plurality of gate lines (fig. 1, ref. 1) along a second direction that are arranged

perpendicular to define a plurality of pixel regions (col. 2, lines 30-31), such that each of the gate lines have at least one first set of protrusions and depressions (fig. 1, ref. 10), a driving device (fig. 1, ref. TFT) within each pixel region, and a pixel electrode (fig. 1, ref. 4) within each pixel region.

However, the reference fails to specifically disclose a separate metal layer overlapping each of the gate lines to create a storage capacitor.

Sato discloses an LCD device and method having a separate metal layer overlapping each of the gate lines to create a storage capacitor (fig. 1, ref. 70).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a separate metal layer overlapping each of the gate lines to create a storage capacitor since one would be motivated to prevent leakage of the maintained image signal (col. 11, lines 39-42). Ultimately, this serves to provide a display device in which respective pixels have a high opening ratio and where deterioration of the characteristics of the TFTs due to light leakage can be reduced for yielding a high image quality display (col. 4, lines 5-11).

- 7. Regarding claims 2-4 and 33-35, Kim discloses the LCD device and method as recited above where the first set of protrusions and depressions is arranged along the first and second directions, forming a lattice shape (fig. 1, ref. 10).
- 8. <u>As per claim 5-6 and 36-37</u>, Kim discloses the LCD device and method as recited above where the driving device includes a thin film transistor (TFT) (fig. 1, ref. TFT), a

Art Unit: 2871

gate electrode (fig. 5, ref. 1), a gate insulating layer (fig. 5, ref. 2), a semiconductor layer (fig. 5, ref. 3), and a source electrode (fig. 5, ref. 5b) and a drain electrode (fig. 5, ref. 5a) on the semiconductor layer.

9. As to claims 7-10 and 38-41, Kim discloses the LCD device and method as recited above having a protrusion layer that includes metal material (fig. 1, ref. 10; col. 2, lines 60-63) and insulation material (fig. 2, ref. 2), however, the reference fails to specifically disclose at least one first protrusion/depression layer on the substrate.

Sato discloses an LCD device and method that has at least one first protrusion/depression layer on the substrate (fig. 3, ref. 10CV).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have included at least one first protrusion/depression layer on the substrate since one would be motivated to reduce defective images resulting from faulty orientation of the liquid crystals (col. 14, lines 9-19). Ultimately, this serves to provide a display device in which respective pixels have a high opening ratio and where deterioration of the characteristics of the TFTs due to light leakage can be reduced for yielding a high image quality display (col. 4, lines 5-11).

10. Regarding claims 11-12 and 42-43, Kim discloses the LCD device and method as recited above where the metal layer includes metal material similar to the metal material of the source and drain electrodes (col. 9, lines 20-24).

Art Unit: 2871

11. As per claims 13-19 and 44-50, Kim discloses the LCD device and method as recited above where at least one first protrusion/depression layer on the semiconductor layer (fig. 5, ref. 3) and along the source and drain electrodes (fig. 5, ref. 5a, 5b), forming a lattice shape (fig. 1), and further including a metal material (fig. 1, ref. 10; col. 2, lines 60-63) and insulation material (fig. 2, ref. 2).

Conclusion

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to George Y. Wang whose telephone number is 571-272-2304. The examiner can normally be reached on M-F, 8 am - 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on 571-272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/603,931

Art Unit: 2871

November 24, 2004

Page 7

V C